55nmHV MTP Non Volatile Memory for Standard CMOS Logic Process
Software strategies simplify power puzzle
EE Times: Latest News Software strategies simplify power puzzle | |
Abdul Aleaf (05/24/2004 9:00 AM EDT) URL: http://www.eetimes.com/showArticle.jhtml?articleID=20900157 | |
Battery-operated applications are not the only ones that demand low power. Power budget constraints exist for consumer/industrial applications powered directly from the mains using rectifiers and passive components, and even in automotive applications to ease the burden on the car battery. However, low power consumption cannot be achieved just by using the most power-efficient processor. Unoptimized software may squander the opportunities available in the hardware. Many power-management techniques are implemented purely in software, and there are others that may be supported by hardware but do not become operational unless software takes advantage of them. The simplest applications, such as a handheld remote control, have only two modes: on and off. Yet, even this seemingly simple example is complex. The off mode is not truly off, because the remote is waiting for the user to pick it up and press a button, upon which it wakes up and enables the clock rate and circuits it needs to perform its function. For example, if a remote monitoring/control device for utility meters uses wireless communication, it may power up its radio transceiver. A slightly more complex example will have modes intermediate between on and off-shutting off a display backlight after user inactivity, for example. In addition to the system-level power-management modes, there can also be peripheral-specific modes. The display backlight needs to be kept alive only while the user interface is active. A Bluetooth radio transceiver only needs to be powered when the device is communicating over a piconet. A hard-disk drive only needs to be spinning during file access. At the software level, these mechanisms are typically implemented in a timer-driven task under a multitasking real-time operating system. A hardware timer is programmed to provide the RTOS with periodic interrupts, causing the RTOS to call the timer-driven task. The task manages software timers that are cleared when certain events occur. If a software timer overflows (for example, due to lack of user activity), it triggers system-level or peripheral-specific actions to shut down peripherals or change the system power-management mode. The application should exploit power-management modes built into off-the-shelf software packages such as protocol stacks. For example, modes specified in the Bluetooth protocols can be used to control system-level power management. Today's microcontrollers provide hardware support for various power-management techniques. Designers should look for such features as active, power save, idle and halt modes, and at other power-reduction strategies including:
Abdul Aleaf (abdul.aleaf@nsc.com) is the applications manager of the Device Connectivity Division for National Semiconductor Corp. (Santa Clara, Calif.).
| |
All material on this site Copyright © 2005 CMP Media LLC. All rights reserved. Privacy Statement | Your California Privacy Rights | Terms of Service | |
Related Articles
- Power management in embedded software
- Optimizing embedded software for power efficiency: Part 4 - Peripheral and algorithmic optimization
- Optimizing embedded software for power efficiency: Part 3 - Optimizing data flow and memory
- Optimizing embedded software for power efficiency: Part 2 - Minimizing hardware power
- Optimizing embedded software for power efficiency: Part 1 - measuring power
New Articles
- Quantum Readiness Considerations for Suppliers and Manufacturers
- A Rad Hard ASIC Design Approach: Triple Modular Redundancy (TMR)
- Early Interactive Short Isolation for Faster SoC Verification
- The Ideal Crypto Coprocessor with Root of Trust to Support Customer Complete Full Chip Evaluation: PUFcc gained SESIP and PSA Certified™ Level 3 RoT Component Certification
- Advanced Packaging and Chiplets Can Be for Everyone
Most Popular
- System Verilog Macro: A Powerful Feature for Design Verification Projects
- System Verilog Assertions Simplified
- Smart Tracking of SoC Verification Progress Using Synopsys' Hierarchical Verification Plan (HVP)
- Dynamic Memory Allocation and Fragmentation in C and C++
- Synthesis Methodology & Netlist Qualification
E-mail This Article | Printer-Friendly Page |