NVM OTP NeoBit in Maxchip (180nm, 160nm, 150nm, 110nm, 90nm, 80nm)
Making the UWB PHY a "Transparent Patient"
by Johannes Stahl, CoWare Inc. – June 30, 2004
The debate about the relative merits of Multiband OFDM and Direct Sequence UWB (DS-UWB) continues unabated. The proponents of each approach praise its particular merits, leaving designers to perform comparative analyses based upon their own definitions of operational requirements. The IEEE has taken the responsibility to bring order into this chaos, but how does it—and the industry as a whole—make a sensible standards decision without solid comparison data?
Just as medical researchers are doing with the human body, we must look inside the UWB physical layer (PHY) to analyze its operation and identify improvements. The large number of measurements and data required to do so effectively precludes the use of hardware prototypes, which are time consuming and expensive. Computer simulation using fully transparent models of the various approaches is the only methodology that can perform the requisite relative performance analysis in a reproducible, timely and cost-effective fashion.
Related Articles
- Making your UWB solutions ''Future Proof''
- Deliver "Smarter" Faster: Design Methodology for AI/ML Processor Design
- The Tradeoffs of Low Dropout (LDO) Voltage Regulator Architectures and the Advantages of "Capless" LDOs
- Convey UHD 4K Video over 1Gbit Ethernet with the intoPIX JPEG 2000 "Ultra Low Latency" compression profile
- Achieving High Performance Non-Volatile Memory Access Through "Execute-In-Place" Feature
New Articles
- Quantum Readiness Considerations for Suppliers and Manufacturers
- A Rad Hard ASIC Design Approach: Triple Modular Redundancy (TMR)
- Early Interactive Short Isolation for Faster SoC Verification
- The Ideal Crypto Coprocessor with Root of Trust to Support Customer Complete Full Chip Evaluation: PUFcc gained SESIP and PSA Certified™ Level 3 RoT Component Certification
- Advanced Packaging and Chiplets Can Be for Everyone
Most Popular
- System Verilog Assertions Simplified
- System Verilog Macro: A Powerful Feature for Design Verification Projects
- UPF Constraint coding for SoC - A Case Study
- Dynamic Memory Allocation and Fragmentation in C and C++
- Enhancing VLSI Design Efficiency: Tackling Congestion and Shorts with Practical Approaches and PnR Tool (ICC2)
E-mail This Article | Printer-Friendly Page |