English
New Approach Combines ASIC and FPGA Benefits
eeProductCenter (Jul 27 2004, 12:00 PM)
Design teams all over are debating. While time to market and risk can be substantially lowered by going the FPGA route, the ASIC path carries potential benefits that can't be ignored. An ASIC implementation can for the most part, always map functions and logical blocks more efficiently that those implemented in generic logic granules. The ultimate attainable performance can be higher with a custom tailored implementation on an ASIC. And, if every 't' is crossed and every 'i' is dotted, the cost for an end product can be substantially lowered.
But, FPGAs allow the same product to be updated more easily. If there are any mistakes, or even better ways to implement a design after the initial product release, it simply means a new 'fusemap' code to upgrade the functionality or performance. This can also be beneficial say if an early flavor of a design implements an emerging standard. As the standard is improved or embellished, it can be easier in an FPGA to upgrade the functionality.
Design teams all over are debating. While time to market and risk can be substantially lowered by going the FPGA route, the ASIC path carries potential benefits that can't be ignored. An ASIC implementation can for the most part, always map functions and logical blocks more efficiently that those implemented in generic logic granules. The ultimate attainable performance can be higher with a custom tailored implementation on an ASIC. And, if every 't' is crossed and every 'i' is dotted, the cost for an end product can be substantially lowered.
But, FPGAs allow the same product to be updated more easily. If there are any mistakes, or even better ways to implement a design after the initial product release, it simply means a new 'fusemap' code to upgrade the functionality or performance. This can also be beneficial say if an early flavor of a design implements an emerging standard. As the standard is improved or embellished, it can be easier in an FPGA to upgrade the functionality.
|
E-mail This Article | 
|
|
Printer-Friendly Page |
Related Articles
- Customized FPGA board for ASIC Prototyping - A novel approach with Predesigned Blocks and Modular FPGA
- DSP/ASIC approach offers processing benefits for 802.11b implementation
- A Rad Hard ASIC Design Approach: Triple Modular Redundancy (TMR)
- A Heuristic Approach to Fix Design Rule Check (DRC) Violations in ASIC Designs @7nm FinFET Technology
- Asynchronous reset synchronization and distribution - ASICs and FPGAs
New Articles
- Why RISC-V is a viable option for safety-critical applications
- Dimensioning in 3D space: Object Volumetric Measurement by Leveraging Depth Camera-based Reconstruction on NVIDIA Edge devices
- What is JESD204B? Quick summary of the standard
- Post-Quantum Cryptography - Securing Semiconductors in a Post-Quantum World
- Analysis and Summary on Clock Generator Circuits and PLL Design
Most Popular
- System Verilog Assertions Simplified
- Enhancing VLSI Design Efficiency: Tackling Congestion and Shorts with Practical Approaches and PnR Tool (ICC2)
- System Verilog Macro: A Powerful Feature for Design Verification Projects
- Method for Booting ARM Based Multi-Core SoCs
- An Outline of the Semiconductor Chip Design Flow