English
Today's DSP Design Challenge - Power Efficiency
By Hans Roeven and Norm Kelly
The most important design goal in new processor developments is power efficiency. With silicon implementation technologies scaling rapidly to 90nm and beyond, power consumption is a primary issue holding back SoC designers from integrating more functions on a single chip. In order to attack this problem when designing a new DSP, the best approach is a holistic one. This article will discuss how Synopsys and Phillips met the power efficiency challenge.
Click here to read more
The most important design goal in new processor developments is power efficiency. With silicon implementation technologies scaling rapidly to 90nm and beyond, power consumption is a primary issue holding back SoC designers from integrating more functions on a single chip. In order to attack this problem when designing a new DSP, the best approach is a holistic one. This article will discuss how Synopsys and Phillips met the power efficiency challenge.
Click here to read more
Related Articles
- DSPs with PCI Express interface extend connectivity while improving performance and power efficiency
- Turbo encoders boost efficiency of a femtocell's DSP
- ARM's v6 balances power, efficiency
- Optimizing Power Efficiency in SOC with PVT Sensor-Assisted DVFS Technology
- High Speed, Low Power and Flexibility Drive DisplayPort's Increasing Popularity
New Articles
- Beyond Limits: Unleashing the 10.7 Gbps LPDDR5X Subsystem
- How to Design Secure SoCs: Essential Security Features for Digital Designers
- System level on-chip monitoring and analytics with Tessent Embedded Analytics
- What tamper detection IP brings to SoC designs
- RISC-V in 2025: Progress, Challenges,and What's Next for Automotive & OpenHardware
Most Popular
|
E-mail This Article | 
|
|
Printer-Friendly Page |