English
In-Depth: Making platform ASICs easier to use
Tim Daniels looks at how one manufacturer’s IP options are designed simplify matching Platform ASICs with the design specification
The sweet spot for Platform ASICs is when the volume costs of FPGA are excessive or when performance/density is important, but the high fixed costs of a full cell-based ASIC cannot be justified (fig 1).
Gartner Dataquest defines “Platform ASICs” as products where up to half the die is predetermined, pre-verified intellectual property (IP), leaving the customer to customise (program) only a portion of it. By far the most popular Platform ASIC type is the embedded array, where the critical IP functions are pre-designed leaving the customer to configure memory and customisable logic via final metal layers. But what IP should be pre-designed and how can the customisable logic produce maximum performance without extensive design time?
Related Articles
New Articles
- Quantum Readiness Considerations for Suppliers and Manufacturers
- A Rad Hard ASIC Design Approach: Triple Modular Redundancy (TMR)
- Early Interactive Short Isolation for Faster SoC Verification
- The Ideal Crypto Coprocessor with Root of Trust to Support Customer Complete Full Chip Evaluation: PUFcc gained SESIP and PSA Certified™ Level 3 RoT Component Certification
- Advanced Packaging and Chiplets Can Be for Everyone
Most Popular
- System Verilog Assertions Simplified
- System Verilog Macro: A Powerful Feature for Design Verification Projects
- UPF Constraint coding for SoC - A Case Study
- Dynamic Memory Allocation and Fragmentation in C and C++
- Enhancing VLSI Design Efficiency: Tackling Congestion and Shorts with Practical Approaches and PnR Tool (ICC2)
|
E-mail This Article | 
|
|
Printer-Friendly Page |