NVM OTP in UMC (180nm, 153nm, 110nm, 90nm, 80nm, 55nm, 40nm, 28nm, 22nm)
IP Cores for FPGAs
As a designer of FPGA-based systems, you can choose from many sources of IP cores. Your first choice, however, is between building it yourself, getting it from your FPGA vendor, or getting it from a third-party IP provider.
In making this choice, you want to maximize the benefits you get from using an FPGA in the first place. This makes your prime criteria a small NRE and overall low cost for a relatively small volume of chips, plus the fastest possible time to market.
Building the IP yourself is probably the most appealing approach. This way you own and understand the source code and can directly handle any problems that come up. Unfortunately, it also means you need to write and understand the source code, and are solely responsible for any problems that come up! This may work well for simple functions you already know wellÑlike UARTs or I2C bus interfacesÑbut acquiring proven IP is widely regarded as the smartest move for anything more complex.
Given this, here are some issues to consider when choosing between IP from your FPGA vendor or from a third-party provider.
Related Articles
- Why Transceiver-Rich FPGAs Are Suitable for Vehicle Infotainment System Designs
- Selection of FPGAs and GPUs for AI Based Applications
- Where automotive FPGAs stand in smart car designs
- Capitalizing on the Architectural Flexibility of FPGAs with RISC-V and a Simplified Programming Flow
- The Future of Embedded FPGAs - eFPGA: The Proof is in the Tape Out
New Articles
- Optimizing 16-Bit Unsigned Multipliers with Reversible Logic Gates for an Enhanced Performance
- How NoC architecture solves MCU design challenges
- Automating Hardware-Software Consistency in Complex SoCs
- Beyond Limits: Unleashing the 10.7 Gbps LPDDR5X Subsystem
- How to Design Secure SoCs: Essential Security Features for Digital Designers
Most Popular
- Automating Hardware-Software Consistency in Complex SoCs
- System Verilog Assertions Simplified
- Enhancing VLSI Design Efficiency: Tackling Congestion and Shorts with Practical Approaches and PnR Tool (ICC2)
- System Verilog Macro: A Powerful Feature for Design Verification Projects
- Optimizing 16-Bit Unsigned Multipliers with Reversible Logic Gates for an Enhanced Performance
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |