English
D&R Industry Articles (June 2002)
Articles for the Week of June 24, 2002
Additional Articles- Embedded Linux quandary: what price for a free OS?
- At Last: Wait Is Over For Bluetooth
- Flexibility added to auto infotainment designs
- Slump in ASIC designs hits IP suppliers
Articles for the Week of June 17, 2002
Additional Articles- DSP market takes a turn toward licensing
- Chip, board designers differ on preferences, concerns
- VLIW core teams with dedicated hardware to crunch audio-video streams
Articles for the Week of June 10, 2002
Additional Articles- Keynoter says chip value is in its intellectual property
- Designers, providers weigh value of unified tools
- Designers urged to bridge the hardware-software divide
- Analog IP business not likely soon, say DAC panelists
- Dataquest predicts automation of RTL
- Suppliers couple IP with design services to add value
Articles for the Week of June 3, 2002
Additional Articles- Hardware-assisted verification gate counts soar
- Tiles - An Architectural Abstraction for Platform-Based Design
- It's Beginning to Look A Lot Like ASIC - Tools Mirror the Evolution of Programmable SOC Complexity
- Platform-Based Design: What is Required for Viable SoC Design?
- The Embedded SoC
- FPGA Designs Take on Timing Closures
- Language Attributes Ensure IC Verification
- Comms SOC Design Challenges Tool Capability
- Embedded designers face a myriad of multiprocessor challenges
- Tools for Test and Debug : Embedded designers face a myriad of multiprocessor challenges
- Tools for Test and Debug : Reconfigurable IP requires a flexible software development toolset
- Tools for Test and Debug : System C: a realistic SoC debug strategy
- Tools for Test and Debug : Comprehensive tool chains needed to debug multiple processor cores
- Tools for Test and Debug : Adapting traditional embedded debug strategies to SoC designs
- Tools for Test and Debug : Specialized net backplanes needed for DSP debug in distributed environments
- Tools for Test and Debug : Embedded real-time behavior requires "design-in" processes
- Tools for Test and Debug : Dealing with determinism in DSPs with pipelines and caches
- Dataquest sees slow silicon wafer market; downturn changes vendor rankings
- Platform-based design still getting the kinks out