D&R Industry Articles (June 2007)

Featured Article

Verification Planning for Core based Designs

In this paper we will be discussing about the importance and completeness of verification planning in order to achieve the verification requirements and reuse techniques adapted during the planning phase to enhance reuse between different cores based designs.

Featured Article

The Impact of Make vs Buy Decisions for Memory Interface Solutions

When planning a complex product development project using an ASIC or SoC it is critical to analyze the various risks, project costs, resources required, and expertise required in order to allocate resources (money, equipment and people) to maximize the profit potential of the product. At MemCore we believe that many times this analysis does not include many of the key ''hidden'' costs and risks associated with the implementation of a complex memory interface solution (memory controller).

Featured Article

Designing Low Power Standard Cell Library With Improved Drive Granularity

In this paper, we describe the methodology for designing a library which produces low power and lower leakage designs. This approach of designing standard cell library does not require any CAD tool or ASIC design flow changes, nor does it require any process changes. The topology of each standard cell and the gate length of each transistor are unchanged. The innovation relates to how cell drive strength should be determined.

Featured Article

FPGA Prototyping of Complex SoCs: RTL code migration and debug strategies

In this paper, RTL migration and debug strategies are presented, which needs to be skillfully handled to meet the said criteria. This paper is backed up with vast FPGA prototyping experience of various SoCs with logic gate count up-to four million.