D&R Industry Articles (October 2008)
Articles for the Week of October 27, 2008

An Integrated, Tunable RF Filter: an Enabler for Reconfigurable Front-Ends
This paper presents the design and performance of a key RF circuit necessary for the realization of a reconfigurable, integrated RF front-end: a tunable frequency, selectable bandwidth, on-chip, “SAW replacement” filter. The on-die tunable filter presented here has a tunable center frequency up to 1 GHz, a selectable bandwidth up to 40 MHz, and an adjacent channel rejection down to 60 dB.- How to improve FPGA-based ASIC prototyping with SystemVerilog
- Taking a closer look at Intel's Atom multicore processor architecture
- Opportunities in Analog Verification
- Virtual prototypes speed wireless development
- Need a watchdog for improved system fault tolerance?
Articles for the Week of October 20, 2008

Leverage UML and SysML in designing automotive software application architectures
Model-driven development creates a fully functional, multitool hybrid engineering environment- Tutorial: The Role of JTAG in system debug & test throughout the embedded system development lifecycle
- What will next generation embedded design look like?
- Borrowing from software to use SystemVerilog test bench debug & analysis
- Use Pre-Configured Device Drivers (PCD) to reduce embedded system memory footprint
- Using signal compression to ease migration to a 4G wireless infrastructure
- Wireless HDMI with low-latency, lossless H.264 video codec
- Multicore SoCs change interconnect requirements
Articles for the Week of October 13, 2008

Multi-core: A new challenge for debugging
Development of complex systems with powerful hardware on one side and ambitious applications on the other side, benefits from on system-spanning on-chip support for debugging.- Real-time driver drowsiness tracking system
- Silicon for better DTV tuning, PIP, speed and size
- What's your sine? Finding the right algorithm for digital frequency synthesis on a DSP
Articles for the Week of October 6, 2008

Low Power Transport Demultiplexer for ATSC and DVB Broadcast Format
In this paper, we developed low power transport demultiplexer to support MPEG-2 transport streams for ATSC and DVB digital broadcast standards. Novel window based packet identification (PID) and section filtering is presented to provide a cost effective and flexible solution.- Replacing obsolete video game circuits with Xilinx CPLDs
- EDA needs functional qualification
- The need to address power during manufacturing test
- Audio ADC buffer design secrets: Interfacing to audio ADC sampling circuits
Articles for the Week of September 29, 2008
Additional Articles- In multicore SOC architectures, buses are a last resort
- How to transform silicon with dynamic reconfiguration