D&R Industry Articles (September 2014)
Articles for the Week of September 29, 2014
Additional Articles- CPU Architects at the Brink: Where to Go Now?
- Targeting SoC address decoder faults using functional patterns
- Improve FPGA communications interface clock jitters with external PLLs
Articles for the Week of September 22, 2014
RISC-VLIW IP Core for the Airborn Navigation Functional Oriented Processor
Development of miniature high performance data processing systems needs combined optimization of algorithms and processor architecture. Today's microelectronics allows designing almost all the computer architectures as SoC. The paper is devoted to the practical realization of SINS algorithms by means of SoC.- Understanding layers in the JESD204B specification: A high speed ADC perspective, Part 1
- Is FPGA power design ready for concurrent engineering?
- Product how-to: Reliable SoC bus architecture improves performance
- Design trade-offs for product development
- Addressing MIPI M-PHY connectivity challenges for more efficient testing
Articles for the Week of September 15, 2014
Reducing Power Consumption while increasing SoC Performance
Designers of today's high-performance multi-client SoCs struggle to achieve the best possible performance/watt for their designs. Every generation of product must improve the customer's user experience by delivering more performance. While at the same time battery life must increase with each subsequent product generation.- Low-loss compression of CPRI baseband data
- Vision in wearable devices: Expanded application and function choices
- Building ARM-based Bluetooth-enabled wearables
Articles for the Week of September 8, 2014
An innovative methodology to reduce routing capacitance of ADC channels
As the technology nodes are shrinking, achieving performance metrics for analog circuits are becoming more challenging. Moreover RLC parasitic and noise effects have hampered the performance of circuits on SoC, especially for the sensitive analog circuits like ADCs, Oscillators etc. With more and more complex designs with frequencies in Ghz range, noise sources have increased considerably which affects the intended behavior of the signal.- Capturing a UART Design in MyHDL & Testing It in an FPGA
- A multitasking kernel in one line of code - almost
- What is 802.11ac, anyway?
- Testing for Security: Key to Automotive Development
Articles for the Week of September 1, 2014
A Realtime 1080P30 H.264 Encoder System on a Zynq Device
The Zynq all programmable System On a Chip is a recently introduced device from Xilinx which incorporates two ARM A9 CPU cores, I/O peripherals, memory controller, and programmable logic. This paper describes the implementation of a 1080P30 realtime H.264 encoder system on the device.- Semiconductor innovations in computer vision and mobile photography
- Wearing the Architecture: Evolution in Wearable Electronics
- Low Power Universal Gates for Approximate Computing
- Bug hunting SoC designs to achieve full functional coverage closure