English
55nmHV MTP Non Volatile Memory for Standard CMOS Logic Process
Industry Expert Blogs
|
Has formal verification technology stalled?Olivier Coudert's Blog - Olivier CoudertJan. 25, 2010 |
We all know that functional verification is the costliest and most time-consuming aspect of ASIC design –about 50% of the total cost, and from 40% to 70% of the total project duration. And we all know that simulation is by far the prevalent verification method, even though it is inherently incomplete due to an input space that is too large to be enumerated. So formal verification, which aims at completeness, should be a thriving field, given the impact it can have on the overall cost and schedule of ASIC designs.
Related Blogs
- Obsolete & EOL Parts
- POWER FIRST - "Subduing The Power Management Storm"
- The Convergence of Functional with Safety, Security and PPA Verification
- Mitigating Side-Channel Attacks In Post Quantum Cryptography (PQC) With Secure-IC Solutions
- The design of the NoC is key to the success of large, high-performance compute SoCs