English
MIPI C-PHY v1.2 D-PHY v2.1 TX 3 trios/4 Lanes in TSMC (16nm, 12nm, N7, N6, N5, N3E)
Industry Expert Blogs
|
what made Apple design the A4 processor?CAD and VLSI - Nick, VLSI DesignerFeb. 01, 2010 |
I had a few comments on Olivier's blog a few days back about how product and semiconductor companies would still go ahead and do their own silicon...despite market pressure.
...here were my comments
Related Blogs
- Intel Embraces the RISC-V Ecosystem: Implications as the Other Shoe Drops
- Embedded World 2022 - the RISC-V genie is out of the bottle
- Experts Talk: RISC-V CEO Calista Redmond and Maven Silicon CEO Sivakumar P R on RISC-V Open Era of Computing
- Mitigating Side-Channel Attacks In Post Quantum Cryptography (PQC) With Secure-IC Solutions
- Minima's Low Energy IP Garners Support from the European Innovation Council Accelerator