English
Aeonic Generate Digital PLL for multi-instance, core logic clocking
Industry Expert Blogs
|
Achieving Verification ReductionGabe on EDA - Gabe MorettiMar. 31, 2010 |
Mark Gogolewski CFO and CTO of Denali Software described the flow they used to verify the latest PCI-x IP in his talk "Beyond Endless Verification: Delivering High Quality at Low Expense". Everyone faces the challenges imposed on designs by extensive verification, and want to achieve two seemingly incompatible goals; higher quality and lower costs.
Related Blogs
- Ecosystem Collaboration Drives New AMBA Specification for Chiplets
- Extending Arm Total Design Ecosystem to Accelerate Infrastructure Innovation
- Let's Talk PVT Monitoring: Supply Monitoring on 28nm & FinFET - The Challenges Posed
- Let's Talk PVT Monitoring: Thermal Issues Associated with Modern SoCs - How Hot is Hot?
- Moortec "Let's Talk PVT Monitoring" Series with CTO Oliver King