1.8V/3.3V I2C 5V Failsafe Failtolerant Automotive Grade 1 in GF (12nm)
Industry Expert Blogs
Cadence tries to avoid the Tality trapShrinking Violence Blog - Chris EdwardsMay. 10, 2010 |
When Cadence Design Systems said last week it was getting back into the business of supplying intellectual property (IP), my first reaction was: “Oh look, they’ve reinvented Tality.” I wasn’t alone. Just about everyone who I talked to afterwards before and during the International Electronics Forum in Dresden said more or less the same thing: “It’s Tality all over again.”
Back in the late 1990s, as startups rushed to get chips into the market and cash out with an initial public offering (IPO), the Tality subsidiary seemed to Cadence a good way to get more money out of the design business. Tality was to be a ‘design factory’ for chips. You came in with an idea, Tality - for a fee - provided you with the chip design that you could then get fabbed at a foundry.
There was only one problem: Tality lost money on the deal. It could never charge enough to cover its costs and, eventually, the whole operation was wound up or sold off in bits.
Related Blogs
- Intel Embraces the RISC-V Ecosystem: Implications as the Other Shoe Drops
- Mitigating Side-Channel Attacks In Post Quantum Cryptography (PQC) With Secure-IC Solutions
- Moortec "Let's Talk PVT Monitoring" Series with CTO Oliver King
- Let's Talk PVT Monitoring: Understanding Your Chip's Age
- Let's Talk PVT Monitoring: Thermal Issues Associated with Modern SoCs - How Hot is Hot?