English
400G ultra low latency 56/112G FEC and SERDES IP sub 10ns latency
Industry Expert Blogs
|
What is Verification IP?EDA Confidential - Peggy AycinenaMay. 12, 2010 |
L Gray is Vice President of Verilab Inc., an engineering and consulting services company based in Austin. JL recently returned from an extensive trip to Asia, with stops along the way in Shanghai, Taiwan, and Tokyo. In each geography, he conducted instructional seminars to help engineers better understand how to verify their designs.
JL and I spoke by phone after he returned from his trip, per an earlier agreement that he would offer an answer to the latest question in The Mocha Mystery Series.
Related Blogs
- Intel Embraces the RISC-V Ecosystem: Implications as the Other Shoe Drops
- ARM vs RISC-V: A Game Theory perspective
- Ecosystem Collaboration Drives New AMBA Specification for Chiplets
- Mitigating Side-Channel Attacks In Post Quantum Cryptography (PQC) With Secure-IC Solutions
- Experts Talk: RISC-V CEO Calista Redmond and Maven Silicon CEO Sivakumar P R on RISC-V Open Era of Computing