English
55nmHV MTP Non Volatile Memory for Standard CMOS Logic Process
Industry Expert Blogs
|
Heard at DAC: The question on everyone’s mindPractical Chip Design - Brian BaileyJun. 25, 2010 |
One of the favorite pastimes at the Design Automation Conference each year-other than scoring the best hand-outs on the show floor-is trying to divine the subject of the buzz: that background level of conversation between attendees. Some years the subject is an unsolved design problem. Some years it is a new product, or a category of new products. Some years it is speculation on a business deal. This year-narrowly edging out speculation over just how many of Apple’s first million iPads Globalfoundries gave away on the show floor, and the far more sinister question of what Carl Icahn intends to do to Mentor Graphics-the question of the week was what on earth Cadence means by EDA360.
