English
MIPI C-PHY v1.2 D-PHY v2.1 TX 3 trios/4 Lanes in TSMC (16nm, 12nm, N7, N6, N5, N3E)
Industry Expert Blogs
|
IP Reuse - There's an Elephant in the RoomNPD Management Corner - Jeff Jorvig, President, Jorvig Consulting Inc.Nov. 16, 2010 |
Is IP reuse the great business fantasy of the past decade? It’s pretty clear that there is both an ample supply and a business demand that should propel a working IP reuse strategy. Can reuse really be successful, particularly in the analog area? If you ask a designer, one who is responsible for the technical success of a chip, the answer will be entirely different than an answer from business leadership or IP suppliers.
Related Blogs
- Ecosystem Collaboration Drives New AMBA Specification for Chiplets
- Intel Embraces the RISC-V Ecosystem: Implications as the Other Shoe Drops
- Mitigating Side-Channel Attacks In Post Quantum Cryptography (PQC) With Secure-IC Solutions
- Moortec "Let's Talk PVT Monitoring" Series with CTO Oliver King
- Experts Talk: RISC-V CEO Calista Redmond and Maven Silicon CEO Sivakumar P R on RISC-V Open Era of Computing