English
400G ultra low latency 56/112G FEC and SERDES IP sub 10ns latency
Industry Expert Blogs
|
Need really big FPGAs? Xilinx will be taking the "3D" route for initial Virtex 7 partsEDA360 Insider - Steve LeibsonNov. 17, 2010 |
Ivo Bolsens, the Xilinx CTO and Senior VP, presented a keynote at the 8th International SoC Conference a couple of weeks ago and one of the aspects of FPGA development that he discussed was Xilinx’ plan for creating large-capacity Virtex 7 FPGAs using 28nm process technology. Every leading-edge process technology experiences a learning curve and initially, it’s hard to make the largest possible chips in any new process technology with commercially viable yields. So Xilinx faced a problem: it would not be able to make the largest possible Virtex 7 FPGAs for a while using 28nm technology. What to do for those leading-edge customers who always want to use the largest, fastest parts as soon as possible?
Related Blogs
- Intel Embraces the RISC-V Ecosystem: Implications as the Other Shoe Drops
- Mitigating Side-Channel Attacks In Post Quantum Cryptography (PQC) With Secure-IC Solutions
- Experts Talk: RISC-V CEO Calista Redmond and Maven Silicon CEO Sivakumar P R on RISC-V Open Era of Computing
- ARM vs RISC-V: Beginning of a new era
- Moortec "Let's Talk PVT Monitoring" Series with CTO Oliver King