400G ultra low latency 56/112G FEC and SERDES IP sub 10ns latency
Industry Expert Blogs
IP-SoC trip report (part II): system level mantraSemiWiki - Eric Esteve, IPnestJan. 24, 2011 |
“IP Innovation is moving from component level to system level”. This mantra was heard during the conference, from various speakers: during the keynote talk by Ganesh R. from Gartner and presentation "Integration-Optimized IP from Cadence" by Ranga Srinivasan, also during discussion around coffee (or a glass of wine, but this was in the evening).
I guess everybody will agree on the principle, somehow it’s like moving from LSI to VLSI 30 or 40 years ago. Cadence’ presentation interest was to clearly state the problem the chip maker involved in SoC design are facing. First, the IP integration costs are the most rising, between Software, Hardware and IP, as it can be seen on Figure 1. In fact, this IP Integration cost has doubled from 2005 to 2010 to reach $5B, and will again doubled to reach $10B in 2014. To make it clear, this is the total cost of ownership for a certain IP, not only the License cost. Within five years (in 2015), it will represent 25% of the total cost to develop a SoC.
Related Blogs
- IP-SoC trip report (part I): how analyst sees the future of IP (and forecast the past)
- Intel Embraces the RISC-V Ecosystem: Implications as the Other Shoe Drops
- Why, How and What of Custom SoCs
- Mitigating Side-Channel Attacks In Post Quantum Cryptography (PQC) With Secure-IC Solutions
- Obsolete & EOL Parts