English
400G ultra low latency 56/112G FEC and SERDES IP sub 10ns latency
Industry Expert Blogs
|
RISC versus CISC Wars in the PostPC Eras - Part 2arm Blogs - David Patterson, ARMJan. 24, 2011 |
In my first blog, we examined gave the historical context of the instruction set battles of ARM and x86, covering the RISC-CISC Wars in the PrePC Era and the PC Era. This blog covers Round 3, the PostPC Era.
