English
Aeonic Generate Digital PLL for multi-instance, core logic clocking
Industry Expert Blogs
|
Semico's list of 10 reasons why it’s taken so long for SoC design teams to adopt IP. How many apply to your team?EDA360 Insider - Steve LeibsonFeb. 04, 2011 |
For those of us who formerly purchased IP in the form of 40-pin DIPs, the idea of using IP to design SoCs isn’t so foreign. However, for people accustomed to designing everything under the hood of their latest ASIC, the idea has seen surprisingly slow adoption. Semico’s new IP report, “IP Subsystems: The New IP Market Paradigm,” lists 10 reasons for the slow uptake. With author Rich Wawrzyniak’s kind permission, I have decided to list them here.
Related Blogs
- Intel Embraces the RISC-V Ecosystem: Implications as the Other Shoe Drops
- Experts Talk: RISC-V CEO Calista Redmond and Maven Silicon CEO Sivakumar P R on RISC-V Open Era of Computing
- ARM vs RISC-V: A Game Theory perspective
- Digitizing Data Using Optical Character Recognition (OCR)
- Why, How and What of Custom SoCs