English
400G ultra low latency 56/112G FEC and SERDES IP sub 10ns latency
Industry Expert Blogs
|
Ivo Bolsens of Xilinx and Crossover DesignsSemiWiki - Daniel NenniApr. 28, 2011 |
I was at Mentor's u2u (user group) meeting and one of the keynotes was by Ivo Bolsens of Xilinx.
Ivo started off talking analogizing SoCs as the sports-cars of the industry (fast but expensive), and FPGAs as the station wagons (not cool). In fact he even said that when Xilinx started an FPGA was a pretty silly idea.
