English
Aeonic Generate Digital PLL for multi-instance, core logic clocking
Industry Expert Blogs
|
28nm Issues Generate Debate at Semico SummitSemico Blog - Michell PruntyMay. 16, 2011 |
At the Semico Summit held May 2, 2011 in Phoenix, Az, one of the most lively discussions occurred during the panel Challenges at 28nm. Mahesh Tirupattur, Analog Bits brought out the best from the audience as well as panel members.
- Chi-Ping Hsu, Sr VP, Research & Development, Silicon Realization Group, Cadence
- Mark Papermaster, Vice President, Switching Silicon Technology Group, Cisco
- Grant Pierce, President & CEO, Sonics
- Suk Lee, Director, Design Infrastructure Marketing Division, TSMC
Some of the major issues and topics covered by the panelist were the following.
Related Blogs
- Intel Embraces the RISC-V Ecosystem: Implications as the Other Shoe Drops
- Ecosystem Collaboration Drives New AMBA Specification for Chiplets
- Extending Arm Total Design Ecosystem to Accelerate Infrastructure Innovation
- Experts Talk: RISC-V CEO Calista Redmond and Maven Silicon CEO Sivakumar P R on RISC-V Open Era of Computing
- IP Ecosystem Solutions for Complex Systems