English
55nmHV MTP Non Volatile Memory for Standard CMOS Logic Process
Industry Expert Blogs
|
Management Apparently not a problem for ESL AdoptionA View from the Top: A System-Level Blog - Frank SchirrmeisterJun. 08, 2011 |
The Mentor ESL panel took place in its 9th year on DAC Tuesday in front of a very big “free-lunch-audience”. Wally Rhines kicked off the event in his usual data-driven manner, identifying the three types of design disciplines encompassing the SoC Design process: First there are “Hardware Custom IP Designers” challenged to shorten IP development and verification lead times. Second there are “Software Developers” who need to reduce software development, optimization and verification lead times. The third group are “SoC Architects and Integrators” who are challenged to design the full SoC for performance, low power and scalability.
