English
Aeonic Generate Digital PLL for multi-instance, core logic clocking
Industry Expert Blogs
|
Impressions of DAC 2011Semico Blog - Rich WawrzyniakJun. 15, 2011 |
I attended the 48th Design Automation Conference in San Diego this past week and I came away from the conference with several main thoughts:
- EDA tool vendors continue to enhance their products by listening to their customers and acting on those inputs.
- There is mounting evidence that the discussion centered around the trend towards IP Subsystems is real and has substance behind it.
- The Automotive Networking workshop on Sunday featured a lively discussion around what networking bus would come after Ethernet.
- There seems to be growing dissatisfaction around the limited amount of data showing silicon and software design costs for SoCs.
At this DAC conference several IP vendors and EDA tool vendors were discussing the term ‘IP Subsystem’ in their booths and in presentations and panel discussions given throughout the time I was there.
Related Blogs
- Intel Embraces the RISC-V Ecosystem: Implications as the Other Shoe Drops
- ARM vs RISC-V: Beginning of a new era
- Mitigating Side-Channel Attacks In Post Quantum Cryptography (PQC) With Secure-IC Solutions
- Why, How and What of Custom SoCs
- Extending Arm Total Design Ecosystem to Accelerate Infrastructure Innovation