1.8V/3.3V I2C 5V Failsafe Failtolerant Automotive Grade 1 in GF (12nm)
Industry Expert Blogs
OSCI-Accellera: Cue Mr. Peabody's WABAC MachineChip Design Magazine - Stan KrolikoskiJun. 27, 2011 |
As most of you will have seen by now, Accellera and OSCI have announced the intention to form a new EDA standards organization that will cover the design flow roughly from Gate-level up through the System-level. This may seem to be a natural move to most people, and one that could easily have happened years ago. If we flip back to what seems to be an very remote time, viz., 2000 when Accellera was created by the merger of Open Verilog International and VHDL International, there seems to have been no good reason why OSCI could not have been a third party to that merger. Or was there?
Related Blogs
- Intel Embraces the RISC-V Ecosystem: Implications as the Other Shoe Drops
- Digitizing Data Using Optical Character Recognition (OCR)
- Experts Talk: RISC-V CEO Calista Redmond and Maven Silicon CEO Sivakumar P R on RISC-V Open Era of Computing
- Ecosystem Collaboration Drives New AMBA Specification for Chiplets
- Mitigating Side-Channel Attacks In Post Quantum Cryptography (PQC) With Secure-IC Solutions