English
400G ultra low latency 56/112G FEC and SERDES IP sub 10ns latency
Industry Expert Blogs
|
Samsung 20nm test chip includes ARM Cortex-M0 processor core. How many will fit on the head of a pin?EDA360 Insider - Steve LeibsonJul. 12, 2011 |
Samsung and Cadence just announced the successful tapeout of a 20nm logic test chip that includes the ARM Cortex-M0 microprocessor core. This announcement is yet more evidence that Moore’s Law is alive and kicking…even below 28nm. This test chip design proves out key aspects of the 20nm design chain including the ARM IP, libraries, foundry enablement, and EDA software.
Related Blogs
- Intel Embraces the RISC-V Ecosystem: Implications as the Other Shoe Drops
- ARM vs RISC-V: Beginning of a new era
- Why, How and What of Custom SoCs
- Experts Talk: RISC-V CEO Calista Redmond and Maven Silicon CEO Sivakumar P R on RISC-V Open Era of Computing
- Extending Arm Total Design Ecosystem to Accelerate Infrastructure Innovation