English
400G ultra low latency 56/112G FEC and SERDES IP sub 10ns latency
Industry Expert Blogs
|
A New FPGA Vulnerability?FPGA Gurus - Loring WirbelJul. 27, 2011 |
A team at the Horst Hortz Institute for IT Security at Ruhr University in Bochum, Germany, has just published an analysis (http://eprint.iacr.org/2011/391.pdf) of successful side-channel attacks to recover encryption keys in the Virtex-4 and Virtex-5 FPGAs from Xilinx. Similar attacks have been used against older generations of FPGAs using the Triple-DES encryption standard from the federal government, but this is the first such attack in semiconductors using the newer Advanced Encryption Standard, or AES.
