Scalable UHD H.264 Encoder - Ultra-High Throughput, Full Motion Estimation engine
Industry Expert Blogs
IP Cannot be an Efficient Abstraction Level Without SystemC!Cadence Blog - Jack EricksonAug. 15, 2011 |
EDN recently featured a lengthy article entitled "SOCs: IP is the new abstraction. Reusable IP, not system-level language, has become the new level of abstraction."
The point of view is that SoC design now is such a large undertaking that the best way to efficiently design one is to assemble IP from various sources into a platform, differentiate with software, and swap in different IP for derivative designs that target different requirements.
It all makes sense. However, where it goes wrong is in saying that SystemC has not delivered the next level of abstraction after RTL. This IP re-use and assembly vision does not work very efficiently unless the IP is developed in SystemC transaction-level modeling (TLM). Designing blocks in RTL would work in this vision, but it would be very inefficient, blunting many of the benefits. This is why many corporate design re-use initiatives have stalled, because of the significant amount of overhead required to re-use RTL.
Related Blogs
- Digitizing Data Using Optical Character Recognition (OCR)
- ARM vs RISC-V: Beginning of a new era
- Arm and Arteris Drive Innovation in Automotive SoCs
- Mitigating Side-Channel Attacks In Post Quantum Cryptography (PQC) With Secure-IC Solutions
- Intel Embraces the RISC-V Ecosystem: Implications as the Other Shoe Drops