English
Industry Expert Blogs
|
The realities of IP reuseR&D ROI - Ron Collett, President and CEO, NumetricsAug. 17, 2011 |
Long touted as a silver bullet, IP reuse often fails to live up to expectations when it comes to increasing semiconductor R&D productivity and throughput. That’s because most IC development teams fail to recognize a critical non-linear relationship exists between the amount of circuitry they modify or “improve” in pre-existing IP blocks and the effort the engineering team expends in making those modified blocks operate properly in the target IC. Bottom line: small changes can have a disproportionate impact on project effort. Not being fully cognizant of the specifics of this non-linear behavior is a common trap into which myriad engineering teams unwittingly fall.
Related Blogs
- Mitigating Side-Channel Attacks In Post Quantum Cryptography (PQC) With Secure-IC Solutions
- Intel Embraces the RISC-V Ecosystem: Implications as the Other Shoe Drops
- Why, How and What of Custom SoCs
- Digitizing Data Using Optical Character Recognition (OCR)
- Extending Arm Total Design Ecosystem to Accelerate Infrastructure Innovation