1.8V/3.3V I2C 5V Failsafe Failtolerant Automotive Grade 1 in GF (12nm)
Industry Expert Blogs
The problem with the definition of ESLPractical Chip Design - Brian BaileyNov. 09, 2011 |
How long have we heard the promises associated with a move to the Electronic System Level (ESL)? For the longest time it seemed as if all of the predictions about its growth kept moving out another year - every year. It always appeared to be just on the cusp of exploding, but never quite happened. And then all of a sudden, without any kind of fanfare it was here. People are talking about how they use it, their successes, they are complaining about aspects of it as if this was technology they had been using for years. They have wish lists, and openly talk about the limitations. Perhaps the most interesting part is that many of them don’t even call it ESL - It is just getting the job done. How can this be?
Related Blogs
- Intel Embraces the RISC-V Ecosystem: Implications as the Other Shoe Drops
- Let's Talk PVT Monitoring: Understanding Your Chip's Age
- Let's Talk PVT Monitoring: Thermal Issues Associated with Modern SoCs - How Hot is Hot?
- Moortec "Let's Talk PVT Monitoring" Series with CTO Oliver King
- Digitizing Data Using Optical Character Recognition (OCR)