400G ultra low latency 56/112G FEC and SERDES IP sub 10ns latency
Industry Expert Blogs
Creating the Zynq Virtual Platform, Including ErrataCadence Blog - Jason AndrewsJan. 06, 2012 |
Although I have never contributed any code to the Linux kernel, the headline We are all Linux developers now on linux today caught my eye. One of the things that amazes me is how many embedded products use Linux and how they deal with all of the complexity. Nearly every product has similar but different hardware, and keeping it all straight and shipping a product with working software in the dynamic world of Linux is impressive.
As a virtual platform developer these details hit me every so often, but I actually enjoy learning and finding connections to the greater software development world. This story is about creating a model of the PL310 L2 cache controller for the Zynq Virtual Platform I have previously described. At Cadence, we create Virtual Platform models from an IP-XACT description of each hardware block (I'll save the details of this flow for another day), but needless to say we sometimes encounter situations where gaps are revealed between the spec and what the Linux kernel actually does. Today, I hit one such situation.