English
400G ultra low latency 56/112G FEC and SERDES IP sub 10ns latency
Industry Expert Blogs
|
Memory Controller IP, battle field where Cadence and Synopsys are really fighting face to face. Today let's have a look at Cadence’s strategySemiWiki - Eric EsteveJan. 13, 2012 |
I have shared with you last year some strategic information released by Cadence in April about their IP strategy, more specifically about the launch of the DDR4 Controller IP. And try to understand Cadence strategy about Interface IP in general (USB, PCIe, SATA, DDRn, HDMI, MIPI…) and how Cadence is positioned in respect with their closest and more successful competitor in this field, Synopsys.
Related Blogs
- DDR4 Controller IP, Cadence IP strategy... and Synopsys
- What changes to expect in Verification IP landscape after Synopsys acquisition of nSys?
- Mitigating Side-Channel Attacks In Post Quantum Cryptography (PQC) With Secure-IC Solutions
- Should an IP vendor become a PHY IP Dealer?
- The IP Paradox: Sales are growing despite Semi Consolidation