Scalable UHD H.264 Encoder - Ultra-High Throughput, Full Motion Estimation engine
Industry Expert Blogs
MIPI LLI or C2C?Arteris Connected Blog - ArterisJan. 18, 2012 |
Two new options for interchip connectivity are available today that enable sharing a DRAM memory between two chips for data and programs. These standards, called MIPI Low Latency Interface (MIPI LLI) and Chip-to-Chip (C2C), are primarily targeted at mobile phones, where a mobile phone’s modem usually requires its own discreet DRAM. With either C2C or MIPI LLI, the mobile phone modem can use the application processor’s DRAM though a low-latency, memory-mapped connection that requires no software drivers or runtime software.
Related Blogs
- Ecosystem Collaboration Drives New AMBA Specification for Chiplets
- UALink™ Shakes up the Scale-up AI Compute Landscape
- Arm and Arteris Drive Innovation in Automotive SoCs
- Intel Embraces the RISC-V Ecosystem: Implications as the Other Shoe Drops
- Digitizing Data Using Optical Character Recognition (OCR)