English
1.8V/3.3V I2C 5V Failsafe Failtolerant Automotive Grade 1 in GF (12nm)
Industry Expert Blogs
|
CEO Forecast PanelSemiWiki - Paul McLellanMar. 05, 2012 |
This year's CEO forecast panel was held at Silicon Valley Bank. Bankers live better than verification engineers, as if you didn't know, based on the quality of the wine they were serving compared to DVCon.
This year the panelists were Ed Cheng from Gradient, Lip-Bu, Aart and Wally (and if you don't know who they are you haven't been paying attention) and Simon Segars of ARM (not their CEO, of course). Ed Sperling moderated.
Related Blogs
- Experts Talk: RISC-V CEO Calista Redmond and Maven Silicon CEO Sivakumar P R on RISC-V Open Era of Computing
- Intel Embraces the RISC-V Ecosystem: Implications as the Other Shoe Drops
- Obsolete & EOL Parts
- Mitigating Side-Channel Attacks In Post Quantum Cryptography (PQC) With Secure-IC Solutions
- Let's Talk PVT Monitoring: Understanding Your Chip's Age