1.8V/3.3V I2C 5V Failsafe Failtolerant Automotive Grade 1 in GF (12nm)
Industry Expert Blogs
The World's First Demonstration of SuperSpeed InterChip (SSIC)To USB or Not to USB: A USB IP Blog - Eric Huang, SynopsysApr. 11, 2012 |
Synopsys worked with the USB-IF SSIC Working Group to develop a SSIC Proof of Concept demonstration.
The USB-IF has been working on SSIC for some time.
This Proof of Concept in FPGA is to test the SSIC specification version 0.90 to see if it actually works in hardware.
It worked (mostly).
We learned, as expected, the SSIC Spec needs changes.
We learned what works and fixes need to be made to the specification.
We used our own HAPS FPGA platforms and standard PCs. The HAPS51-2s are connected to the PCs with PCIe. The FPGA boards are shown below.
Related Blogs
- Intel Embraces the RISC-V Ecosystem: Implications as the Other Shoe Drops
- Mitigating Side-Channel Attacks In Post Quantum Cryptography (PQC) With Secure-IC Solutions
- Obsolete & EOL Parts
- UALink™ Shakes up the Scale-up AI Compute Landscape
- Ecosystem Collaboration Drives New AMBA Specification for Chiplets