English
Aeonic Generate Digital PLL for multi-instance, core logic clocking
Industry Expert Blogs
|
The Truth of TSMC 28nm Yield!SemiWiki - Daniel NenniApr. 16, 2012 |
As I write this I sit heavyhearted in the EVA executive lounge returning from my 69th trip to Taiwan. I go every month or so, you do the math. This trip was very disappointing as I can now confirm that just about everything you have read about TSMC 28nm yield is absolutely MANURE!
Please let me apologize to the hard working people of TSMC and the leading edge fabless semiconductor engineers that are bringing 28nm silicon to our hands and homes this year. On behalf of all of the people around the world who Blog and Tweet ignorant things, they know not what they type, I’m very very sorry.
Related Blogs
- Intel Embraces the RISC-V Ecosystem: Implications as the Other Shoe Drops
- Obsolete & EOL Parts
- Mitigating Side-Channel Attacks In Post Quantum Cryptography (PQC) With Secure-IC Solutions
- Experts Talk: RISC-V CEO Calista Redmond and Maven Silicon CEO Sivakumar P R on RISC-V Open Era of Computing
- ARM vs RISC-V: A Game Theory perspective