55nmHV MTP Non Volatile Memory for Standard CMOS Logic Process
Industry Expert Blogs
Effect of Jitter on Data ConvertersThe Eyes Have it : A Mixed-signal IP Blog - Navraj Nandra, SynopsysApr. 24, 2012 |
Last week I reviewed a presentation on the impact that clock jitter has on the performance of data converters. What I learnt from our analog design expert Dr. Carlos Azeredo-Leme, is that clock jitter creates uncertainty around the moment when an analog-to-digital converter (ADC) samples the signal. It also adds to conversion noise, and the combination reduces overall system performance. The problem is getting worse because data converters are getting faster with higher resolutions and they become more sensitive to the quality of the clock. Therefore, clocks must be treated as delicate analog signals requiring minimal disturbances. Pretty interesting stuff!
Related Blogs
- Moortec "Let's Talk PVT Monitoring" Series with CTO Oliver King
- Mitigating Side-Channel Attacks In Post Quantum Cryptography (PQC) With Secure-IC Solutions
- Let's Talk PVT Monitoring: Thermal Issues Associated with Modern SoCs - How Hot is Hot?
- Obsolete & EOL Parts
- Let's Talk PVT Monitoring: Supply Monitoring on 28nm & FinFET - The Challenges Posed