English
55nmHV MTP Non Volatile Memory for Standard CMOS Logic Process
Industry Expert Blogs
|
Unicorns, Leprechauns and Reusable Verification IPAgileSoC - Neil JohnsonMay. 15, 2012 |
There are times when I use agilesoc.com to step out on a limb and challenge the general consensus in hardware development. This post would definitely qualify as one of those times.
I don’t think the reusable verification IP we’ve been building is as reusable as we think it is. I don’t think reusable IP is reused as many times as we’d like (if at all). Nor do I think reusable IP is as valuable as we think it is.
There… I said it.
That hasn’t always been my opinion… in fact I used to be a person that preached the exact opposite… but that’s my opinion now and it feels good to get it out.
Related Blogs
- Mitigating Side-Channel Attacks In Post Quantum Cryptography (PQC) With Secure-IC Solutions
- Intel Embraces the RISC-V Ecosystem: Implications as the Other Shoe Drops
- Semiconductor Design Firms are Embracing the Public Cloud. Here are 5 Reasons Why.
- ARM vs RISC-V: Beginning of a new era
- Let's Talk PVT Monitoring: Understanding Your Chip's Age