English
Industry Expert Blogs
|
The Facts: Why Accelerated VIP Is Needed for SoC VerificationFunctional Verification Blog - Peter HellerMay. 15, 2012 |
On Tuesday May 15th Cadence announced the expansion of our VIP Catalog to include accelerated VIP (AVIP). You may be wondering why Cadence is investing in accelerated VIP (which runs on an accelerated platform such as the Palladium XP) when we already have the market leading simulation VIP. Good question. This blog will answer that and explain the rationale behind Cadence's AVIP and more about our products and plans going forward.
A key driving factor impacting verification approach is the size of the design. Today designs commonly are in the 10's and even 100's of millions of gates. And software size is growing at an even faster pace. There's no respite in sight for these torrid growth rates. So even if you don't face such verification challenges immediately, read on, because they're coming.
Related Blogs
- Intel Embraces the RISC-V Ecosystem: Implications as the Other Shoe Drops
- Obsolete & EOL Parts
- Ecosystem Collaboration Drives New AMBA Specification for Chiplets
- Experts Talk: RISC-V CEO Calista Redmond and Maven Silicon CEO Sivakumar P R on RISC-V Open Era of Computing
- Mitigating Side-Channel Attacks In Post Quantum Cryptography (PQC) With Secure-IC Solutions