400G ultra low latency 56/112G FEC and SERDES IP sub 10ns latency
Industry Expert Blogs
Solving the challenge of embedded IP testThe Eyes Have it : A Mixed-signal IP Blog - Navraj Nandra, SynopsysMay. 16, 2012 |
Not a topic I usually write about but having a beer with Dr. Yervant Zorian during our recent Synopsys Users’ Group, got me thinking about the challenge of testing embedded IP, that is IP like a USB or DDR that is embedded in one of our customer’s chips. The challenge becomes compounded when multiple IP’s are integrated with different test access strategies, different test interfaces and different mechanisms to describe test patterns. The good news is that Yervant and his team have been looking at this problem and here is a summary from Gevorg Torjyan.
Related Blogs
- Intel Embraces the RISC-V Ecosystem: Implications as the Other Shoe Drops
- Obsolete & EOL Parts
- Semiconductor Design Firms are Embracing the Public Cloud. Here are 5 Reasons Why.
- Mitigating Side-Channel Attacks In Post Quantum Cryptography (PQC) With Secure-IC Solutions
- Arm and Arteris Drive Innovation in Automotive SoCs