English
Aeonic Generate Digital PLL for multi-instance, core logic clocking
Industry Expert Blogs
|
SayonaraMannerisms - David MannersMay. 28, 2012 |
Today Renesas announces it is setting out on the fab-lite route, selling a Japan-based fab to TSMC, going to TSMC for future adanced processes and laying off up to a third of its workforce. It's a sorry state to be in.
The state of Renesas, Elpida, Panasonic and Fujitsu, which have no other strategy than merging, raising more capital, going fabless and, in Elpida's case, going bankrupt, was not inevitable.
Related Blogs
- Experts Talk: RISC-V CEO Calista Redmond and Maven Silicon CEO Sivakumar P R on RISC-V Open Era of Computing
- Intel Embraces the RISC-V Ecosystem: Implications as the Other Shoe Drops
- Let's Talk PVT Monitoring: Thermal Issues Associated with Modern SoCs - How Hot is Hot?
- Let's Talk PVT Monitoring: Understanding Your Chip's Age
- Reshoring Semiconductor Manufacturing