Aeonic Generate Digital PLL for multi-instance, core logic clocking
Industry Expert Blogs
The emerging middle class of EDAEETimes Blog - Brian BaileyJun. 06, 2012 |
Many people look to me for predictions about changes in the EDA industry and some even talk about predictions that I made 10 years or more ago that are proving to be true. When many of those predictions are first made, people ask what I am drinking, especially those related to ESL and verification. But I have to admit there are other changes that take me by surprise, or perhaps more accurately they were happening right in front of my eyes and I just didn’t notice. One of those changes hit me in the face at DAC this year. It is the way in which the EDA industry itself is changing. The business models, the notions of startups being acquired by the big three as they consolidate the industry to provide front to back flows for the complete design cycles has almost stopped. Those days are over, or at the very least in decline.
Related Blogs
- Intel Embraces the RISC-V Ecosystem: Implications as the Other Shoe Drops
- Experts Talk: RISC-V CEO Calista Redmond and Maven Silicon CEO Sivakumar P R on RISC-V Open Era of Computing
- Digitizing Data Using Optical Character Recognition (OCR)
- Mitigating Side-Channel Attacks In Post Quantum Cryptography (PQC) With Secure-IC Solutions
- Let's Talk PVT Monitoring: Understanding Your Chip's Age