400G ultra low latency 56/112G FEC and SERDES IP sub 10ns latency
Industry Expert Blogs
Will your next ASIC ever be an FPGA?EETimes Blog - Brian BaileyJun. 14, 2012 |
Just over a week ago, I moderated a live webinar on EDN titled “When is an FPGA more Appropriate than an ASIC?” The participants were from Xilinx, Altera and Cadence. A repeat event was held at DAC, which I almost moderated, but because of DAC rules I was disqualified because I was also moderating the panel “Can one system model serve everybody?” Richard Goering did a nice write-up of this panel which you can find here.
So Kevin Morris performed the honors. He started by saying that we have heard this story so many times before after each new generation of FPGA is announced.
Related Blogs
- Intel Embraces the RISC-V Ecosystem: Implications as the Other Shoe Drops
- Obsolete & EOL Parts
- Mitigating Side-Channel Attacks In Post Quantum Cryptography (PQC) With Secure-IC Solutions
- Let's Talk PVT Monitoring: Thermal Issues Associated with Modern SoCs - How Hot is Hot?
- Let's Talk PVT Monitoring: Understanding Your Chip's Age