Industry Expert Blogs
Getting to automotive quality levels with NVM IPThe Eyes Have it : A Mixed-signal IP Blog - Navraj Nandra, SynopsysAug. 17, 2012 |
This week I’m turning my attention to the behind the scenes work that is done at Synopsys’ silicon characterization labs in order to make certain our non-voltaile memory IP (NVM) passes the rigors of automotive requirements.
Developing a reliable embedded NVM technology starts with the architecture. Optimizing the bitcell, the programming algorithm, implementing error correction, etc. all play a critical part in designing an NVM array that will meet the reliability targets of the market. Architecting a reliable NVM is only the first step. Thorough silicon testing is required to demonstrate reliability. This level of testing requires a significant investment in equipment and expertise. The figure below shows the 3 step silicon testing strategy we use to demonstrate manufacturability (characterization), compliance to test standards (qualification), and long-term reliability.
Related Blogs
- Mitigating Side-Channel Attacks In Post Quantum Cryptography (PQC) With Secure-IC Solutions
- Intel Embraces the RISC-V Ecosystem: Implications as the Other Shoe Drops
- Ecosystem Collaboration Drives New AMBA Specification for Chiplets
- Arm and Arteris Drive Innovation in Automotive SoCs
- Demystifying the Qualification Process for Automotive Certification: ISO 26262 Compliance for CSI IP Products and Reliability Testing