400G ultra low latency 56/112G FEC and SERDES IP sub 10ns latency
Industry Expert Blogs
Performance Analysis and Verification of SoC Interconnectsarm Blogs - Stewart Penman, Principal Solutions Engineer, Cadence Design SystemsOct. 04, 2012 |
In the world of the System on Chip (SoC) end users have come to expect a richer web experience, full HD video, full HD gaming and sophisticated applications leading to embedded processors becoming more powerful; wired and wireless communications becoming faster; and graphics and audio becoming more capable. As a result, the role of the interconnect that connects all these data producers and consumers together is becoming more demanding. To meet the increased demands, new protocols (AXI4TM, ACETM, ACE-LiteTM), new Corelink™ NIC-400™ Interconnect, with new features such as Quality of Service (QoS-400™), QoS Virtual Networks (QVN-400™), and Memory Management Units are being added to the interconnect. All of these have to be thoroughly understood to get the best performance out of your SoC.
Related Blogs
- intoPIX TicoRAW improves RAW image workflows and camera designs
- Ecosystem Collaboration Drives New AMBA Specification for Chiplets
- Extending Arm Total Design Ecosystem to Accelerate Infrastructure Innovation
- Mitigating Side-Channel Attacks In Post Quantum Cryptography (PQC) With Secure-IC Solutions
- Digitizing Data Using Optical Character Recognition (OCR)