400G ultra low latency 56/112G FEC and SERDES IP sub 10ns latency
Industry Expert Blogs
DigRFv4 System DemoOn the Move - Hezi SaarNov. 12, 2012 |
Mobile devices that use baseband processors and RFIC’s require a lot of effort to integrate these componenets together in a very challenging environment: small and slim board, tight casing, lots of RF components that may cause noise. Adding to that integrating new interface between the baseband processor and RFIC makes this integration work even more difficult. Synopsys can assist and reduce the integration risk and interface adoption easy for those who selects to integrate this kind of interface, namely the DigRFv4.
Here’s a short video that demonstrates our integration effort with hardware prototyping system that emulates the baseband processor DigRFv4 interface and connects to Fujitsu RFIC hardware system.
Related Blogs
- Ecosystem Collaboration Drives New AMBA Specification for Chiplets
- Intel Embraces the RISC-V Ecosystem: Implications as the Other Shoe Drops
- Arm and Arteris Drive Innovation in Automotive SoCs
- Digitizing Data Using Optical Character Recognition (OCR)
- Mitigating Side-Channel Attacks In Post Quantum Cryptography (PQC) With Secure-IC Solutions