Industry Expert Blogs
Developing the Skill Set Required for SystemC TLM-Based Hardware Design and VerificationCadence Blog - Jack EricksonJun. 20, 2013 |
I've written a lot about the benefits of moving hardware design and verification up in abstraction from RTL to SystemC with transaction-level models (TLM). We have seen many customers speed their overall design and verification turnaround by 2x. A recent article described Fujitsu Semiconductor's experience -- 35% better performance, 35% smaller area, 51% less power and faster turnaround time.
The benefits of moving up in abstraction are summarized by the following graph, which shows the leaps in productivity for every leap in abstraction:
Related Blogs
- Semiconductor Design Firms are Embracing the Public Cloud. Here are 5 Reasons Why.
- The design of the NoC is key to the success of large, high-performance compute SoCs
- Let's Talk PVT Monitoring: Thermal Issues Associated with Modern SoCs - How Hot is Hot?
- Charting a Productive New Course for AI in Chip Design
- Let's Talk PVT Monitoring: Supply Monitoring on 28nm & FinFET - The Challenges Posed