English
Aeonic Generate Digital PLL for multi-instance, core logic clocking
Industry Expert Blogs
|
The Rise Of The Subsystem And New IP ProvidersChip Design Magazine - Frank SchirrmeisterJul. 01, 2013 |
From the perspective of system development in EDA, the customer landscape and its changes have always had a fascinating influence on our tools. NVIDIA’s recent announcement in a corporate blog post that they will be licensing the Kepler GPU architecture caused me to check again on the customer landscape for which we are enabling system development, for example, with our System Development Suite.
Recently I had written about how dependencies between hardware and software development are changing and how some software development is becoming even more independent from hardware. A while ago I had looked at the changing responsibilities for product development between IP providers, semiconductor houses and system houses in the wireless space. It is time to revisit that picture. Specifically I had to add sub-systems between the IP Blocks and the System on Chip (SoC). I also added HTML Apps above the standard applications to reflect the dynamics between Android and Chrome OS.
Related Blogs
- Intel Embraces the RISC-V Ecosystem: Implications as the Other Shoe Drops
- ARM vs RISC-V: Beginning of a new era
- Why, How and What of Custom SoCs
- Experts Talk: RISC-V CEO Calista Redmond and Maven Silicon CEO Sivakumar P R on RISC-V Open Era of Computing
- Arm and Arteris Drive Innovation in Automotive SoCs