Aeonic Generate Digital PLL for multi-instance, core logic clocking
Industry Expert Blogs
Intel Really is Delaying 14nm Move-in. 450mm is Slipping Too. EUV, who knows?SemiWiki - Paul McLellanAug. 26, 2013 |
I attended the semi-annual SEMI Silicon Valley Lunch meeting last week. The semiconductor equipment people are the ones that really know what is going on. People can talk about capex numbers on conference calls but it is the equipment vendors who either do or do not get orders for particular types of equipment. In turn, the analysts that follow the equipment industry have a pretty good handle on where various technologies are.
One takeaway was that Intel's delay of a quarter or two in 14nm was just taken as a given during the lunch. Intel has the biggest capex in the industry (although actually TSMC spent more in the first half of the year) so changes in their spend affect everyone. Intel has reduced its expected capex for the year to $10B but the analysts were skeptical that they would be able to spend that much given that there are only 4 months left in the year.
Related Blogs
- Intel Embraces the RISC-V Ecosystem: Implications as the Other Shoe Drops
- Moortec "Let's Talk PVT Monitoring" Series with CTO Oliver King
- Mitigating Side-Channel Attacks In Post Quantum Cryptography (PQC) With Secure-IC Solutions
- Obsolete & EOL Parts
- Let's Talk PVT Monitoring: Thermal Issues Associated with Modern SoCs - How Hot is Hot?